|
Question |
Rating |
View Answer |
 |
What is a Snooping cache? |
|
View Answer |
 |
What is Cache Coherency? |
|
View Answer |
 |
Can anyeone please let me explain (with ex) the 3 tiers and 5 tiers architecture? In BO 6.5 we used 3 tiers and BOXIR3 used 5 tiers.
|
|
View Answer |
 |
What is the pipelining? |
|
View Answer |
 |
What is MESI? |
|
View Answer |
 |
What is Cache Coherency? |
|
View Answer |
 |
what is the difference between interrupt service routine and subroutine ? |
|
View Answer |
 |
can u send me some questions on general computer concepts because i am preparing for keane software there they are asking questions on computers |
|
View Answer |
 |
What are Branch Prediction and Branch Target Buffers? |
|
View Answer |
 |
What’s the difference between Write-Through and Write-Back Caches? Explain advantages and disadvantages of each. |
|
View Answer |
 |
Convert a number to its two’s compliment and back |
|
View Answer |
 |
What are the five stages in a DLX pipeline? |
|
View Answer |
 |
Convert a number to its twos compliment and back? |
|
View Answer |
 |
The CPU is busy but you want to stop and do some other task. How do you do it? |
|
View Answer |
 |
What is a Snooping cache? |
|
View Answer |
 |
What are the different hazards? How do you avoid them?
|
|
View Answer |
 |
For a pipeline with ‘n’ stages, what’s the ideal throughput? What prevents us from achieving this ideal throughput? |
|
View Answer |
 |
What is the difference between interrupt service routine and subroutine? |
|
View Answer |
 |
What are the basic components in a Microprocessor? |
|
View Answer |
 |
Cache Size is 64KB, Block size is 32B and the cache is Two-Way Set Associative. For a 32-bit physical address, give the division between Block Offset, Index and Tag. |
|
View Answer |