CoolInterview.com - World's Largest Collection of Interview Questions
Start Your Own website Now
Sponsored Links

Interview Questions
Our Services

Get 9,000 Interview Questions & Answers in an eBook.


  • 9500+ Pages
  • 9000 Question & Answers
  • All Tech. Categories
  • 14 MB Content

    Get it now !!



    Send your Resume to 6000 Companies


  • INTERVIEW QUESTIONS ELECTRONICS AND COMMUNICATION (EC) ENGINEERING DETAILS
    Question :
    Explain the differences between "Direct Mapped", "Fully Associative", and "Set Associative" caches?
    Category Electronics and Communication (EC) Engineering Interview Questions
    Rating (0.8) By 149 users
    Added on 6/17/2011
    Views 378
    Rate it!
    Answers:

    If each block has only one place it can appear in the cache, the cache is said to be direct mapped. The mapping is usually (block-frame address) modulo (number of blocks in cache).
    If a block can be placed anywhere in the cache, the cache is said to be fully associative.
    If a block can be placed in a restricted set of places in the cache, the cache is said to be set associative. A set is a group of two or more blocks in the cache. A block is first mapped onto a set, and then the block can be placed anywhere within the set. The set is usually chosen by bit selection; that is, (block-frame address) modulo (number of sets in cache). If there are n blocks in a set, the cache placement is called n-way set associative.



    If you have the better answer, then send it to us. We will display your answer after the approval.
    Rules to Post Answers in CoolInterview.com:-

  • There should not be any Spelling Mistakes.
  • There should not be any Gramatical Errors.
  • Answers must not contain any bad words.
  • Answers should not be the repeat of same answer, already approved.
  • Answer should be complete in itself.
  • Name :*
    Email Id :*
    Answer :*
    Verification Code Code Image - Please contact webmaster if you have problems seeing this image code Not readable? Load New Code
    Process Verification  Enter the above shown code:*
    Inform me about updated answers to this question

       
    Related Questions
    View Answer
    5 :: What is the difference between:
    c = foo ? a : b;
    and
    if (foo) c = a;
    else c = b;
    View Answer
    What is the difference between the following two lines of Verilog code?
    #5 a = b;
    a = #5 b;
    View Answer
    Given the following snipet of Verilog code draw out the waveforms for clk?
    View Answer
    Given the following Verilog code, what value of "a" is displayed?
    always @(clk) begin
    a = 0;
    a <= 1;
    $display(a);
    end
    View Answer
    What is the difference between a Verilog task and a Verilog function?
    View Answer


    Please Note: We keep on updating better answers to this site. In case you are looking for Jobs, Pls Click Here Vyoms.com - Best Freshers & Experienced Jobs Website.

    View ALL Electronics and Communication (EC) Engineering Interview Questions

    User Options
    Sponsored Links


    Copyright ©2003-2014 CoolInterview.com, All Rights Reserved.
    Privacy Policy | Terms and Conditions

    Download Yahoo Messenger | Placement Papers| FREE SMS | ASP .Net Tutorial | Web Hosting | Dedicated Servers | C Interview Questions & Answers

    Testing Articles | Testing Books | Testing Certifications | Testing FAQs | Testing Downloads | Testing Interview Questions | Testing Jobs | Testing Training Institutes


    Cache = 0 Seconds